VHDL generator for state automata does not work correctly if data state variable exists.
The data state variable is missing, and the simulation behavior is not correct if the inputs are not changed while variable changes.
(from redmine: issue id 755, created on 2012-03-30, closed on 2012-05-10)
- Relations:
- parent #664 (closed)